Abstract-In this paper, multiloop interleaved control (MIC) is proposed, and it is combined with conventional multiloop control and the interleaved pulsewidth modulation scheme. The average behavior of the interleaved three-level switch-mode rectifier (SMR) behaves similar to the conventional boost-type SMR even though two capacitor voltages are imbalanced. It implies that conventional multiloop control can be applied to the interleaved three-level SMRs to achieve the desired power factor correction function. The proposed MIC is digitally implemented and verified in a field-programmable-gate-array-based system. The provided results show that MIC stably works and the capacitor voltages are eventually balanced during the system operations.
Multiloop Interleaved Control for Three-Level Switch-Mode Rectifier in AC/DC Applications I. INTRODUCTION W ITH THE increase in power electronics products, the power factor correction (PFC) function becomes important [1] . Generally speaking, the PFC function includes shaping the current waveform and regulating the output voltage. Due to the continuous input current, the boost-type converter has been widely integrated to the switch-mode rectifier (SMR) shown in Fig. 1 (a) to achieve the desired PFC function [2] . The gate signal GT is obtained from the comparison of controller output signal v cont and sawtooth signal v tri .
As shown in Fig. 1(b) , the conventional multiloop control includes an inner current loop and an outer voltage loop, and it is often used to generate the gate signal for the conventional boost-type SMR. One inductor current signal is fed back to the inner current loop to shape the current waveform. The output voltage is sensed for the outer voltage loop to regulate the output voltage. Sensing input voltage is also required for the generation of the desired current reference [3] , [4] and the feedforward terms [5] , [6] . In [7] and [8] , some compensation loops are added to the multiloop control to improve the PFC performance for motor drive applications. For the boost converter, the single switch needs to withstand the overall output voltage when the switch blocks.
The three-level boost converter is shown in Fig. 2 where two capacitors are connected across the switches, respectively. [5] , [6] .
Thus, each switch needs to withstand only a half output voltage. In addition, the inductor voltage in the three-level boost converter has three levels, but the inductor voltage in the conventional boost converter has only two levels. Therefore, the three-level boost converter is able to yield smaller inductor current ripple than the conventional boost converter. It follows that three-level converters are often used in the applications, such as the high-voltage-ratio dc/dc conversion [9] [10] [11] [12] and the wide input voltage range [13] , particularly in the fuel cell applications [11] , [13] and the grid-connected applications [10] , [14] , [15] .
Additionally, the high-withstanding-voltage semiconductor switches often have larger drain-source resistances than the low-withstanding-voltage ones. Thus, the three-level converter has the advantages of low voltage stress, small inductor current ripple, and low switching loss [1] , [11] , [16] .
In Fig. 2 , the three-level SMR was obtained by connecting the diode rectifier with the three-level converter [16] [17] [18] [19] [20] . In [17] , the three single-phase three-level SMRs are in Delta connection to achieve the three-phase PFC function with the ability of redundancy.
The control methods for the three-level SMR (ac/dc application) can be found in [18] [19] [20] where gate signals GT1 and GT2 are generated from the lookup table with inputs H 1 , H 2 , and H 3 . Comparative signal H 1 is generated from the comparison of the conventional multiloop output v cont and sawtooth signal v tri , and signal H 1 is the same as gate signal GT in Fig. 1 It can be found that sensing capacitor voltage is required for the generation of inputs H 2 and H 3 . Therefore, for the control of the three-level SMR, it is necessary to sense individual capacitor voltage and to add voltage balancing loop in [18] [19] [20] . Similar voltage balancing loops can be also found in the dc/dc applications [11] , [12] , [14] , [15] , [21] .
In this paper, the average behavior of a three-level SMR under the interleaved pulsewidth modulation (PWM) scheme [22] [23] [24] (i.e., interleaved three-level SMR) is derived. The interesting result shows that the interleaved three-level SMR behaves similar to a conventional boost-type SMR even when the two capacitor voltages are imbalanced. It means that the multiloop control and the interleaved PWM scheme can be integrated to achieve the desired PFC function without an additional voltage balancing loop. Thus, the proposed multiloop interleaved control (MIC) is simpler than the control method in Fig. 2 .
From the provided simulation and experimental results, the proposed MIC is able to achieve PFC functions, and in particular, the three-level SMR in ac/dc application is able to take several seconds to balance the capacitor voltages without the voltage balancing control loop. However, because the time taken to balance the voltages is long, the voltage balancing loop is sometimes required.
II. CONVENTIONAL BOOST-TYPE SMR
In first, the average inductor voltage and the current ripple of the conventional boost-type SMR in Fig. 1 is studied for comparison. The input voltage v s =V s sin(2πf t) is assumed to be a sinusoidal function with peak amplitudeV s . Through the diode rectifier, the input voltage of a boost converter can be expressed by an absolute function |v s |.
By assuming that switching frequency f s is much larger than line frequency f , the control signal v cont within each switching period T s = 1/f s can be regarded as a constant. Then, in Fig. 1 , the operating duty ratio of the switch is equal to v cont due to the unity sawtooth signal v tri . It means that the conducting time and the blocking time of the switch can be expressed as v cont T s and (1 − v cont )T s , respectively.
A. Average Inductor Voltage
When the switch conducts in Fig. 1 
The 
B. Inductor Current Ripple
When the switch conducts, the inductor voltage is equal to the rectified input voltage v L = |v s |. Thus, the rising rate of the inductor current is |v s |/L. Similarly, the falling rate of the current is (|v s | − v d )/L when the switch blocks. Therefore, within each switching period T s , inductor current ripple Δi L can be expressed by either the current rising rate or the current falling rate. Thus
By combining (3) and (4) and eliminating the term |v s |, the expression of current ripple Δi L can be obtained by
It is clear that the maximum current ripple Δi L,max = v d /(4Lf s ) occurs at the duty ratio v cont = 1/2, and the minimum current ripple is zero, i.e., Δi L,min = 0, when the control signal equals either v cont = 1 or v cont = 0. 
C. Output Voltage
When the switch conducts, the diode current is zero, i.e., i D (t) = 0, and when the switch blocks, diode current i D (t) is equal to the inductor current, i.e., i D (t) = i L (t). Then, the average diode current i D T s within switching period T s can be expressed in terms of duty ratio v cont and the average inductor current i L T s . Thus
Assume that the average inductor current i L T s is well controlled to follow the rectified sinusoidal waveform i L T s = I s | sin(2πf t)| in phase with input voltage v s (t). Then, by combining (2) and (6), the average diode current i D T s can be rewritten as
It is clear that the second term in (7) is an ac component with double line frequency, and it must flow through capacitor C. Thus, the average capacitor current i C T s is equal to
The average capacitor current i C T s flowing through capacitor C yields the following average voltage ripple v rip T s :
Then, the average output voltage can be roughly expressed as
The proposed MIC shown in Fig. 3 combines the conventional multiloop control, the feedforward loop, and the interleaved PWM scheme. Both the voltage controller and the current controller are proportional-integral-type controllers. Two gate signals G T 1 and G T 2 are generated from the comparisons of control signal v cont3 and two unit sawtooth signals v tri1 and v tri2 , respectively. It is noted that the two sawtooth signals have unit amplitude and identical period T s ; however, there is a 180
• phase difference between them. Both duty ratios of switches SW1 and SW2 are equal to the MIC control signal v cont3 . 
When both switches turn off in Fig. 4(d) , the resulting inductor voltage equals the rectified input voltage minus the out- 
The analysis of the three-level converter can be divided into two conditions. One condition is v cont3 > 0.5, and the other condition is v cont3 < 0.5. Both illustrated waveforms are plotted in Fig. 5 .
A. Average Inductor Voltage
v cont3 > 0.5: When control signal v cont3 is larger than 0.5, both duty ratios of the switches are larger than 0.5, and their conducting times are v cont3 T s . However, there is a time difference T s /2 between their turning-on instants. Therefore, the times taken by switching state 2 and switching state 3 are (1 − v cont3 )T s . The remaining time for switching state 1 is (2v cont3 − 1)T s because each switching period is T s .
By applying the average method, the average inductor voltage v L3 T s in this condition can be expressed as
where output voltage v d is the sum of the two capacitor voltages
As shown in Fig. 5(b) , both duty ratios of the switches are smaller than 0.5, and both times taken by switching state 2 and switching state 3 are v cont3 T s . Thus, the time for state 4 is (1 − 2v cont3 )T s . It follows that the average inductor voltage v L3 T s in this condition is
From (11) and (12), it can be found that whether control signal v cont3 is larger or smaller than 0.5, the average in-
is the same as the average inductor voltage (1), which shows that the three-level SMR behaves similar to a conventional boost-type SMR even though two capacitor voltages are imbalanced. Therefore, the conventional multiloop control in Fig. 1(b) can be integrated into the proposed MIC to achieve the same PFC function for the three-level SMR. Due to the same average inductor voltage v L3 T s , the control signal v cont by the multiloop control in (2) can be extended to the MIC control signal v cont3 , i.e.,
B. Output Voltage and Capacitor Voltages
When switch SW1 in Fig. 2 conducts, the diode current is zero, i.e., i D1 (t) = 0, and when switch SW1 blocks, the diode current is equal to the inductor current, i.e., i D1 (t) = i L3 (t). Then, the average diode current i D1 T s within switching period T s can be expressed in terms of duty ratio v cont3 and the average inductor current i L3 T s . Thus
Similarly, diode current i D2 equals zero and inductor current i L3 when switch SW2 conducts and blocks, respectively. Then, the average diode current i D2 T s can be expressed as
It is clear that two diode currents have the same average value i D2 T s = i D1 T s . Assume that the average inductor current i L3 T s is well controlled to follow the rectified sinusoidal waveform i L3 T s =Î s | sin(2πf t)| in phase with input voltage v s (t). Then, by combining (13)(15), the average diode currents i D1 T s and i D2 T s can be rewritten as It is clear that the ac component in (16) must flow through capacitors C 1 and C 2 , respectively. The average capacitor currents i C1 T s and i C2 T s are equal to
Therefore, the average voltage ripples across capacitors C 1 and C 2 can be expressed as
As shown in Fig. 6(a) , the circuit in the dashed area can be considered a supernode. Then, the remaining circuit can be referred to as a boost converter with switch SW1. Similarly, the circuit in Fig. 6(b) can be seen as a boost converter with switch SW2 by considering the supernode in the dashed area.
Since two boost converters have the circuit parameters and the same duty ratios and output voltage v d is well regulated to voltage command V * d , from the average voltage ripples in (18) and (19) , the average capacitor voltages can be represented as
sin(4πf t). (21)
It is noted that the dc components of the average capacitor voltages in (20) and (21) are independent of the capacitance; however, the average voltage ripples are highly related to the capacitance values. Consequently, the average output voltage can be expressed as
C. Inductor Current Ripple
To simplify the analysis of the inductor current ripple, the identical capacitance values C 1 = C 2 and the balanced voltages are assumed. Similar to the steps for the above analysis of the average inductor voltage, the analysis is also divided into two conditions, i.e., v cont3 > 0.5 and v cont3 < 0.5. From the repeated waveforms, as shown in Fig. 5 , current ripple Δi L3 can be equivalently calculated within each half switching period 0.5T s .
v cont3 > 0.5: In Fig. 5(a) , the time taken by switching state 1 is (v cont3 − 0.5)T s , and both switches conduct as shown in Fig. 4(a) . The inductor voltage is v L3 = |v s |, and thus, the rising rate of the inductor current is |v s |/L.
Similarly, the falling rate of the inductor current is (0.5v d − |v s |)/L in switching state 2 when switch SW2 blocks. In Fig. 5(a) , the time taken by switching state 2 is (1 − v cont3 )T s . Therefore, within each half switching period 0.5T s , the inductor current ripple Δi L3 can be expressed by either the current rising rate |v s |/L or the current falling rate (0.
Combining (23) and (24) yields the expression of the current ripple Δi L3 in the three-level SMR, i.e.,
v cont < 0.5: In switching state 2, the inductor voltage is equal to (|v s | − 0.5v d ), and the current rising rate is (|v s | − 0.5v d )/L. In Fig. 5(b) , the time taken by switching state 2 is v cont3 T s , and the current falling rate is (v d − |v s |)/L at switching state 4 when both switches block. Thus, the remaining time for switching state 4 is (0.5 − v cont3 )T s .
Therefore, within each half switching period 0.5T s , the inductor current ripple Δi L3 can be expressed by either the current rising rate (|v s | − 0.5v d )/L or the current falling rate (26) and (27) yields the expression of current ripple Δi L3 , i.e.,
From (25) and (28) Additionally, the minimum current ripple for the three-level SMR is zero, i.e., Δi L3,min = 0, when control signal v cont3 equals either 1, 1/2, or 0.
IV. SIMULATION RESULTS
In this section, some simulation results are provided, and the simulated parameters used in the three-level SMR are shown in Table I .
The capacitance-matched condition means that both capacitors have nominal capacitance 1880 μF. At the capacitancemismatch case, the nominal capacitance of the upper capacitor is C 1 = 2240 μF, and the other is C 2 = 1410 μF. It is noted that the capacitance-mismatch case is not practical; however, it is helpful for the demonstration of the MIC performance.
The results under the capacitance-matched condition and the capacitance-mismatched condition are plotted in Fig. 7(a) and (b), respectively. The yielded input current i s is sinusoidal in phase with input voltage v s , and the dc components of the capacitor voltages are equal to half of voltage command V * d /2 = 150 V even in the capacitance-mismatched condition, as plotted in Fig. 7(b) .
From (11) and (12), the equivalent inductor voltage v L3 T s in the three-level SMR is a function of output voltage v d but not of the individual capacitor voltages v d1 and v d2 . With the same controller parameters, the current waveform i s in Fig. 7(a) is similar to the current waveform i s in the capacitancemismatched condition in Fig. 7(b) . The ripple across voltage v d in Fig. 7(a) is smaller than that in Fig. 7(b) due to its larger equivalent capacitance in the capacitance-mismatched condition. In Fig. 7(a) , both capacitor voltages possess the same voltage ripple. In Fig. 7(b) , the voltage ripple across capacitor C 1 is smaller than that across capacitor C 2 due to the mismatched capacitance values.
However, the results show that the proposed MIC is able to achieve the PFC function in the three-level SMR without the capacitor voltage balancing loop.
In order to observe the MIC performance of the transient operation, the simulated results during the load regulation are plotted in Fig. 8 . The output power changes from 300 to 600 W due to the change of the load resistor from 300 to 150 Ω. In Fig. 8(a) , the sinusoidal input current i s is always in phase with input voltage v s , and output voltage v d is well regulated to the command 300 V during the transient period. Both the two capacitor voltages in Fig. 8(a) have the same response in this capacitance-matched condition.
The results in the capacitance-mismatched condition are plotted in Fig. 8(b) . The input current waveform and the output voltage are still well controlled. In addition, capacitor voltage v d2 possesses larger voltage dip than capacitor voltage v d1 because capacitance C 2 is smaller than capacitance C 1 . However, both capacitor voltages are well regulated to half command 150 V without the voltage balancing loop. It is also noted that the current waveform i s in Fig. 8(b) is similar to the current waveform i s in Fig. 8(a) even during the temporary voltage imbalance in Fig. 8(b) .
To understand voltage balance between two capacitors, a 400-Ω resistor is suddenly connected across capacitor C 1 , and then, the resistor is removed from capacitor C 1 . The simulated waveforms are plotted in Fig. 9 .
The voltage ripple in capacitor voltage v d1 is smaller than that in voltage v d2 , which shows that the simulation is performed under the capacitance-mismatched condition. Capacitor voltage v d1 quickly drops to near 130 V due to the suddenly connected resistor, and capacitor voltage v d2 increases to near 170 V due to the voltage control loop in MIC. After removing the connected resistor, two capacitor voltages are gradually balanced. It is clear that the results in Figs. 8 and 9 show that for the proposed MIC, the capacitor voltages are finally balanced without the balancing control loop and that voltage imbalance has no effect on the current waveforms.
V. EXPERIMENTAL RESULTS
The proposed MIC had been implemented in a fieldprogrammable gate array (FPGA)-based system, as shown in Fig. 10(a) and (b) shows the system block diagram of the experimental implementation. Due to the no-A/D and no-D/A functions in commercial FPGA XC3S200 chip, an external A/D converter is used to sense the output voltage, and a zerocrossing detecting circuit is used to detect the zero-crossing of the input voltage. Some D/A converters are used to show the control variables of the implemented MIC in the scope. The nominal parameters are the same as those in Table I .
In practice, the mismatch of two capacitor equivalent series resistors and two duty ratio exists. Therefore, some voltage imbalance can be observed even in the capacitance-matched Fig. 11(a) and (b) shows the experimental steadystate waveforms at a 600-W power level for the capacitancematched condition and the capacitance-mismatched condition, respectively.
Both output voltage v d is well regulated to 300 V and input current i s is sinusoidal in phase with input voltage v s . Small deviation near 2-3 V from half voltage command 150 V in two capacitor voltages can be also found even in the capacitancematched condition, as shown in Fig. 11(a) .
In addition, the same capacitor voltage ripples can be found in Fig. 11(a) , and different capacitor voltage ripples can be found in Fig. 11(b) . It means that the derivations of voltage ripples in (20) and (21) are verified. Table II lists the comparison of harmonics of the input current and the IEC-61000-3-2 standard. The current harmonics yielded by the proposed MIC is below the standard even in the capacitance-mismatched condition in Fig. 11(b) .
The transient responses under the capacitance-matched condition are plotted in Fig. 12 . Output voltage v d is well regulated to 300 V, and input current i s keeps sinusoidal in phase with input voltage v s during the load regulation. It can be found that the experimental results in Fig. 12 are similar to the simulation results in Fig. 8(a) . The voltage difference between two capacitor voltages is near 4 V and can be accepted in practice.
The transient responses under the capacitance-mismatched condition are plotted in Fig. 13 Note that the first two plots, i.e., i s and v d , in Fig. 13 are close to those in Fig. 12 . It shows that the proposed MIC is able to achieve the PFC function without the voltage balancing loop even though voltage imbalance temporarily exists.
To understand the ability to balance the capacitor voltages, a 400-Ω resistor is suddenly connected across capacitor C 1 . Then, the connected resistor is removed. The experimental waveforms are plotted in Fig. 14 .
The voltage ripple in capacitor voltage v d1 is smaller than that in voltage v d2 , which shows that the waveforms are measured under the capacitance-mismatched condition. Capacitor voltage v d1 quickly drops to near 130 V due to the connected resistor, and capacitor voltage v d2 increases to near 170 V due to the voltage control loop. After removing the connected resistor, two capacitor voltages are gradually balanced. Therefore, the three-level SMR with the proposed MIC possesses the ability to balance the capacitor voltages; however, it takes several seconds to balance the voltages.
For the three-level SMR, the measured power loss, efficiency, and power factor at various power levels are tabulated in Table III . For comparison, the measured values for the conventional boost-type SMR with the same inductor and the same switching frequency are also tabulated.
From Table III , the three-level SMR yields less power loss than the conventional boost-type SMR, and the former possesses higher efficiency than the latter. It clearly shows that the three-level SMR possesses higher efficiency than the conventional boost-type SMR.
In addition, the current ripple in the three-level SMR is smaller than that in the conventional SMR, and the power factor of the three-level SMR is higher than that of the conventional SMR.
The results at 210 V (600 W) and 265 V (400 W) are plotted in Fig. 15(a) and (b) , respectively. The results show that the proposed MIC is able to work at high line voltages.
From the provided simulation and experimental results, the proposed MIC is able to achieve the PFC function without adding the voltage balancing control loop. The results show that the three-level SMR in ac/dc applications takes several seconds to automatically balance the capacitor voltages.
Because the time taken to balance the voltages is several seconds in this case, adding the voltage balancing loop is sometimes required. Furthermore, some other simulations and experiments for the three-level boost converter in dc/dc applications had been done; however, the results show that the converter is not able to balance the capacitor voltages automatically without the voltage balancing control loop. Hence, the proposed simple MIC cannot be extended to the three-level boost converter in dc/dc applications because the voltage balancing loop is still required.
VI. CONCLUSION
In this paper, the results show that the interleaved three-level SMR with the interleaved PWM scheme behaves similar to a conventional boost-type SMR. Its performance of the current shaping function does not degrade even when the two capacitor voltages are imbalanced. The MIC for the three-level SMR in ac/dc applications has been first proposed.
The proposed MIC is implemented in an FPGA-based system. The measured results show that the proposed MIC is able to achieve the desired PFC function, and the capacitor voltages are automatically balanced without adding the voltage balancing loop.
The commercial PFC ICs have the multiloop function but do not integrate the voltage balancing loop. However, based on this paper, the commercial PFC ICs can be used in the three-level SMRs if the temporary voltage imbalance is acceptable during the system operation.
